鎮ㄥソ锛屾杩庢潵鍒 浜氬お鐢靛瓙   [鐧诲綍]   [娉ㄥ唽]
瀹㈡湇鐑嚎锛13510980180
 鏈杩戞垚浜よ褰
浠婂ぉ宸叉垚浜わ細88 鍗 锛屾垚浜ら噾棰濓細26400
杩囧幓 3 澶╁叡鎴愪氦锛264 鍗 锛屾垚浜ら噾棰濓細79200
 褰撳墠鐢ㄦ埛鍦ㄧ嚎
涓嬪崍濂斤紝娆㈣繋鎮紒鎮ㄦ槸ASIA PACIFICA绗 4736024 浣嶈瀹
鎮ㄧ殑IP鏄細216.73.216.118 褰撳墠鍦ㄧ嚎鐢ㄦ埛锛423
鎬绘垚浜よ褰曠粺璁
鎬绘垚浜わ細299635 鍗 锛屾婚噾棰濓細5993 涓 鍏
鐜拌揣搴撳瓨锛14143绉 锛屾诲硷細7178 涓 鍏 锛岃瘎浠凤細11160
绔欏唴淇℃伅
关于我们
 
 
购物指南
 
 
 
 
 
支付/配送方式
 
 
 
 
购物条款
 
 
 
新手上路
 
 
 
会员协议
 
 
鍟嗗煄璧勮  
德州仪器(TI)PCM1800E 具有单端输入的 95dB SNR 立体声 ADC
鏃堕棿锛2013-8-3


德州仪器(TI)PCM1800E 
封装·引脚:SSOP (DB) | 24
(NRND) 具有单端输入的 95dB SNR 立体声 ADC
DEM-PCM1800 BASIC CONNECTIONS
AND OPERATION
• Power supply can be provided at +VCC, GND connector
CN1.
• Audio analog inputs are VINL, VINR connector CN2.
• Digital ground return to digital interface source should be
connected at GND, connector CN3.
• System clock (either of 256fS
or 384fS
or 512fS
) should be
provided at SCLK, connector CN3.
• Operation Mode (master mode or slave mode) and selection of system clock can be controlled by switch MODE
0, MODE 1.
• The high pass filter function can be controlled by the
switch bypass.
• Audio data format can be controlled by switch FMT0,
FMT1.
• To enable the reset function push RESET (switch SW2).
Master Mode Operation
• LRCK, BCK, DATA, are outputs for PCM Audio data.
• LRCK, BCK, DATA, outputs are located at connector
CN3.
Slave Mode Operation
• LRCK, BCK, DATA, are inputs for PCM Audio data.
Synchronized timing between LRCK (fS
) and system
clock (256fS
, 384fS
, 512fS
) is required.
• LRCK, BCK, DATA, inputs are located at connector CN3
and are selected by setting FSYNC = H connecting JP2.
 


鍒嗕韩鍒帮細
鏈〉闈俊鎭敱浜氬お鐢靛瓙鐢ㄦ埛鎻愪緵锛屽鏋滄秹瀚屼镜鏉冿紝璇蜂笌鎴戜滑瀹㈡湇鑱旂郴锛屾垜浠牳瀹炲悗灏嗗強鏃跺鐞嗐
涓婁竴绡囷細交流接触器选型的技巧及注意事项
涓嬩竴绡囷細美国模仿器材(AD)AD5391BSTZ: 16通道、3V/5V串行输入、单电源、12位电压输出
鐩稿叧闃呰
鏃ユ湡锛 2013/11/11
鏃ユ湡锛 2013/11/11
鏃ユ湡锛 2013/10/30
鏃ユ湡锛 2013/10/29
鏃ユ湡锛 2013/10/28

銆 杩斿洖 銆

 

Copyright 漏 2022 ALL Rights Reserved   鐗堟潈鎵鏈夛細浜氬お鐢靛瓙鏈夐檺鍏徃
鍏ㄥ浗鍏嶈垂鐢佃瘽锛13510980180   閭锛sales01@asia-chips.com     www.asia-chips.com
鎵嬫満浜岀淮鐮